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I. ABSTRACT 
A circuit extraction tool (CEMPIE) has been de- 
veloped based on the mixed-potential integral equation 
(MPIE) [l], [2] using a quasi-static approximation [3]. A 
power-bus in a multi-layered PCB consisting of a pair of 
dedicated ground and power planes is studied using this 
tool. The distributed behavior of a power-bus is repre- 
sented by a collection of passive circuit elements, which 
is valid up to  several gigahertz. The decoupling perfor- 
mance of a power-bus due to its layer spacing and the di- 
electric constant is evaluated for simple test geometries. 
The impact of the relative distance between the noise 
source and the potential receiver is also studied. Novel 
structures such as a power island were studied in both 
thin and thick boards, and the decoupling performance 
due to the locations and values of the decoupling capaci- 
tors were also investigated. 
11. FORMULATION 
Let S be a perfect electric conductor (PEC) surface. 
The boundary condition requires 
or, 
on S using scalar and vector potential functions. The 
PEC surface is discretized by a tria_ngular mesh with 
N cells, the surface current density J can be, expancJed 
in terms of a set of vector basis functions fa [4], J = 
l,f;,(F'), where M is the total number of interior 
edges in the discretized domain of S. If the scalar po- 
tential is further assumed to  be constant within each 
mesh cell, then a node based admittance system function 
for the mixed-potential integral equation (MPIE) results, 
specifically, 
Y = -ATL-lA + j w K - l ,  
f i  x (E','+ E'))ls = 0, (1) 
(2) f i  x Pnc = li x (j"K+ Vd) 
(3) 
1 
! w where t*he branch-wise inductive matrix elements are 
and the node-wise'inverse capacitive matrix elements are 
K,,, = - 1 G4(F, 7)ds 'ds .  ( 5 )  
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A is the connectivity matrix whose elements are deter- 
mined by 
1, 
0 ,  otherwise. 
i f  Cell,, i s  Edge a's positive side 
A,, = -1, if Cell,, is Edge CY'S negative side { 
GA(?,?) is the dyadic Green's function for the vector 
potential A', and G4(F, 2 )  is the Green's function for the 
scalar potential 4. 
Circuit component values can be extracted by compar- 
ing Eqn. (3) with the admittance function of an N-node 
LC circuit network. This "Circuit Extraction / MPIE" 
technique is denoted CEMPIE. 
111. PCB POWER-BUS ANALYSIS USING CEh'IPIE 
T w o  types of board materials were used in this study: 
(1) a thin board with d = 10 mil  and cr = 2.99, and, (2)  a 
thick board with d = 43 mil  and cP = 4.7. CEPIE model- 
ing was compared with two-port measurements using an 
HP8753D network analyzer for several configurations. 
The ground planes used in the power-buses under study 
are all free of discontinuities with area larger than that 
of the power plane. The ground plane is treated analyt- 
ically as if it has infinite extent in the xy-plane, hence, 
the Green's functions were computed u-ith a PEC plane. 
Then! only the power plane is meshed. Two power plane 
geometries were used: A 50 mm x 50 mm power-bus de- 
noted Power-bus, and a power-bus with gaps resembling 
an island denoted Power-island. To be efficient, the same 
mesh was used for Power-buses or Power-islands with dif- 
ferent material properties. The meshes for the Power- 
bus and Power-island structure is shown in Fig. 1. The 
Power-bus is has 386 cells with an average edge length of 
4.081 mm. The Pwwer-island 1ia.s 4163 cell with an aver- 
age edge length of 3.6386 min. Assuming the upper fre- 
quency under consideration is fc = .5 GH:, a developed 
meshing const,raint in terms of the maximum average edge 
length are 5.387 mm and 5.505 nim for the thin and t.hick 
boards, respectively [3]. Thus, the two meshes are likely 
to provide reliable estracted equivalent. circuit models. 
Several cells (or circuit nades) need t,o be specially la- 
beled for the follo\ving discussions. Since bot,li meshes can 
be covered by a 50 t n m  x 50 1 m t 7  area. n comnioii index 





map is used as shown in Fig. 2 ,  with further details listed 
in Table I. Modeled and measured data are presented in 
Fig. 3 for the Power-bus structure when the two ports are 
selected at  Locs. 1, 3. Modeled and measured data for 
the Power-island structure are presented in Fig. 4 when 
the two ports are selected a t  Locs. 1, 2. The results are 
presented in terms of lSall in order for easily compar- 
ing with the swept frequency measurements. The tests 
show that the MPIE extracted circuit model can predict 
the responses well up to 3 G H z  in most cases and the 
trends are consistent with the experiments up to 5 GH:. 
Good agreement has been obtained recently to 5 GH: 
with more careful measurements. 
The behavior of a typical interconnect for a decoupling 
capacitor was modeled by a capacitor, inductor, and resis- 
tor connected in series [5] , [6], ['i]. A previously developed 
measurement technique [8] was used to characterize t,he 
interconnects for t,he thin and thick boards, the following 
parameters are used in t.he remainder of this study unless 
specified otherwise: 
\ I ,  
(25,'35) 33 (25, 5) 
(10, 30) 34 (35, 5) 
(40, 30) 
Board 1 C ( p F )  1 L ( n H )  I R (mR) 
thin 1. 0.01 I 2 I 20 
thick I 0.01 1 7 I 50 
0 10 20 30 40 50 X (m) 
Fig. 2. Indexed locations in both Power-bas and Power-island 
geometries. 
TABLE I 
SELECTED LOCATION INDICES AND THEIR COORDINATES ( IN  M M ) .  
. ,  \ .  I t i o  i ( 40 .40  i 32 i (15.51 1 
between Lacs. 1 , 3  
0 0  
10 0 
20 0 - 
m z 
?? 
-30 0 - 
N 
10 mils, er - 2 .99 ,  measured 
d - 10 mils, er = 2 .99 ,  simulared 
-50.0 A - - - - - d d  43 mils, er I 4 . 7 0 ,  measured 
d = 43 mils, er = 4.70, simulated 
-60.0 
0.0 1 .o 2 .0  3.0 4.0 5 .0  
frcqucncy ( G H r )  
Fig. 3. Comparison of simulations and measurement. for the Power- 
b U s s truct ures. 
between Locs. 1 . 2  
10 
10 
between Locs. 1 .3 
4.7 3.17 3.125 












0 + d  - 1 0  mils, er - 2.99,  measured 
d - 1 0  mils, er I 2 99 ,  simulated 
2.99 8.41 6.25 
4.7 5.505 5.0 
- 4 3  mils, er - 4.70, measured 
--- d I 4 3  mils, er - 4.70,  simulated &_._.___._~ d 
-60.0 
0 .o 1 .o 2.0 3.0 4.0 5.0 
frequency (GHr)  
Fig. 4. Comparison of simulations and measurement for the Power- 
island structures. 
TABLE I1 
GRID DIMENSIONS OF THE BARE BOARD Power-busES. 
d in mil I E,. I pc in mm 1 grid dimension in mm 
10 I 2.99 1 5.387 1 .5.0 
Iv. POWER-BUS DESIGN APPLICATIONS 
The two-plane power-bus structure has an intrinsic de- 
coupling capability even without any added decoupling 
capacitors. In the simplistic parallel-plate capacitance 
model, the intrinsic capacitance is CO = 9, which is 
260 p F ,  and 95.2  pF for the thin and thick board, re- 
spectively. In addition to  the experimental power-bus 
fistures, three additional boards with identical geometry 
but varying thickness and dielectric constant of (d  in mil, 
E,., CO in p F )  = (43, 2.99, GO.G), (10, 4.7, 409), and (10, 
35.0, 3049) were considered. 
The variation in the board response as a function of the 
interplane capacitance was considered for different plane 
spacings and dielectric constants. Five meshes were gen- 
erated for the cases using grid dimensions shown in Ta- 
ble 11. The modeling results are shown in Fig. 5. 
IIany of the peaks shown in Fig. 5 corresponding to the 
dist,ributed board resonances have high Q's. Similar re- 
sults are shown in the modeling and measurement com- 
parisons in Figs. 3 and 4. However. IS?11 measurements 
0 1 1  populated boards show that there is sufficient loss as- 
sociakd with devices and decoupling capacitors to con- 
siderably lower the Q value. Taking account into t h  
loss mechanism, the resu1t.s in Fig. 5 support the commoii 
perception that masiinizing interplane power-bus capac- 
V 
-60.0 1 =':::::I:::::::i - d I 4 3  mlls. er I 2.99 1 11 - d  . 4 3  mlls. er I 4.7 - d I 10 mlls. er .  35.0 -ao.o I 
0.0 1 .O 2.0 3.0 4 .O 5.0 
frequency (GHz)  
Fig. 5 .  1.521 I responses of the bare board P 0 W e r - b ~  structures. 
lhln bus. R - LOC. 19 (near). all decaps are 0.01 UF 




-60.0 I v . .  A i I -100.0 
0.0 0.5 1 .o 1.5 2.0 
frequency (GHz) 
Fig. 6. Simulated lSzll results in the thin board with different 
numbers of capacitors for a near receiver. 
itance can be beneficial. 
The addition of lumped decoupling capacitors was also 
modeled. Four cases were studied. A bare board; a board 
with two capacitors attached a t  Locs. 7 and 34: a board 
with ten capacitors attached a t  Locs. 6, 9, 10, 14, 17, 22, 
25, 29, 30, and 33; and, a board with eighteen capacitors 
attached a t  Locs. 5, 6, 7, 9, 10, 12, 14, 17, 19, 20, 22. 
25, 27. 29, 30, 32, 33, and 34. With the source fixed a t  
LOC. 1, the effect of the number of capacitors is shown 
in Fig. G for the near receiver (Rn a t  LOC. 19) in the 
thin board, and Fig. 7 for the far receiver (Rf a t  Loc. 3) 
i n  the thin board. In the above cases an increase in the 
number of capacitors has little influence on the first zero 
as expected since it is a lumped element resonance [SI, but 
moves the first distributed resonance peak toward higher 
frequencies. This effect has been seen experimentally on 
production PCB's as well. 
Another significant design consideration is the value of 
individual decoupling capacitors. Decoupling capacitors 
were added a t  ten sites (Locs. 6 ,  9, 10, 14, 17, 22. 25, 
29, 30. and 33) Identical capacitance valucs were used for 





Ihln bur. R I LOC. 3 (far). all decapr are 0.01 UF 
)--.bare board 
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Fig. 7. Simulated ISzll results in the thin board with different 
numbers of capacitors for a far receiver. 








0.0 0.5 1 .O 1.5 2.0 
h I 
0.05 0.10 0.15 0.20 
-90.0 I 
0.00 
lrequency (GHz)  
Fig. 8. Effect of capacitance values in the thin board for the near 
receiver. 
three cases considered with 0.001pF, O.OlpF, or 0.1 p F .  
In all three cases, each capacitor was greater than the 
interplane capacitance of the PCB (CO = 409 p F ) .  The  
source was at LOC. 1. The effect of the different capac- 
itance values is shown in Fig. 8 for the near receiver a t  
LOC. 19, and Fig. 9 for the far receiver at LOC. 3. The 
frequency responses beyond 500 M H z  are virtually the 
same even though the individual capacitance values vary 
from 0.001pF to O.1pF. These results suggest that  for 
identical capacitor package sizes and mounting configu- 
rat.ions (interconnects) the largest value of capacitor is 
of niost benefit. hlodeling the power-bus as a simpler 
luniped capacitor, the first minimum in the response oc- 
curs at the series LC resonance frequency of the inter- 
connect inductance (2 nH for tlie thin board) resonating 
wi th  the decoupling capacitor. For the values of capaci- 





t - ~ l s n 0 . 0 1  uFdecap 
-80,0 
p lb- - -AIenO. l  u f d e c a p r  1 . , . , 1 
0.0 0.5 I .o 1.5 2 .O 
0.0 
-20.0 
-80.0 '* 0 , ,  1 
0.00 0.05 0.10 0.15 0 1 0  
frequency (GHz) 
Effect of capacitance values in the thin board for the f a r  
receiver. 
11 MHz, respectively. The CEMPIE results in Figs. 8 
and 9 support the single-capacitance model in the low 
frequency range (f < 200 M H z ) .  On the other hand, in 
the simple lumped capacitance model, the first maximum 
results from the parallel resonance of the interconnect 
inductances (ten in parallel) with the PCB interplane 
capacitance CO, which would be 556 M H z  for the thin 
board. But the CEMPIE results in Figs. 8 and 9 show 
the first maximum to be around 600 h d H z ,  which indi- 
cates the inadequacies of the lumped capacitance model 
a t  higher frequencies. 
A gap discontinuity created in the power plane may 
intuitively suggest an isolation of the noise source from 
the other devices on the PCB, and is considered here. 
The gapped structure is suggestive of a ;r-filter, with the 
interplane capacitance of the two areas on either side of 
t.he gap providing the shunt C ,  and a thin neck of the gap 
connecting the two segmented area providing the series L .  
The measured and modeled results in Figs. 3 and 4 show 
some isolation between the segmented power-bus portions 
above 2 G H z .  However, below 2 G H z ,  the segmentation 
introduces additional resonances with increased coupling 
between the two areas. 
The effect of an additional lumped decoupling capaci- 
tor near and remote from the conductor neck joining the 
two regions. The source and receiver sites were desig- 
nat.ed: S for the source, Rn for the near receiver, and 
Rf for the remote receiver. A single decoupling capacitor 
was added a t  one of the two locations shown in Fig. 10 
for a bare board, the decoupling capacitor near the neck 
a t  LOC. ' L O ,  and the decoupling capacitor at LOC. 7, re- 
mobe from the neck. Modeled results are displayed in 
Figs. 11 and 12  in t,he thin board for the near and remote 
receiver, respectively. The location of the decoupling 




Fig. 10. Configurations for the three decoupling cases. 
R n  on fhln Island 
0.0 1 .o 2.0 3.0 4 .o 5.0 
0.0 L 
1 
-*”‘” jy j -  n o c y a  rv/ 
decap near neck 
deca at LOC.? 
 --- -80.0 
I 
0.0 0.2 0.4 0.8 0.8 1 .o 
trequency (GHz) 
-80.0 ‘ 
Fig. 11. Simulated 1.521 I results for the near receiver in the thin 
Power-island. 
V. CONCLUSION 
A power-bus modeling tool has been developed based 
beginning with a mixed-potential integral equation for- 
mulation and extracting an  equivalent circuit for the 
power-bus. The  advantage of this approach is tha t  the 
formulation starts from first principles and incorporates 
the distributed behavior of the planes, yet does not solve 
the discretized integral equations, rather, extracts an  
equivalent circuit model. The  equivalent circuit model 
can then be implemented in SPICE, and IC device mod- 
els and PCB trace models incorporated into the overall 
modeling for signal integrity. This approach is easily im- 
plemented. Further, for known or anticipated EM1 cou- 
pling paths and antennas, approximate lumped models 
can be used with the power-bus model to estimate radi- 
ated E311 processes. 
Yodeled and measured results agree well for current 
work to several Gigalierbz. Typical concerns in power- 
bus design including the benefits of increasing interplane 
capacitance, the value and location for decoupling ca- 
pacitors, effects of power plane segmentation, and the 
impact on EM1 are being addressed with this modeling 
approach. Further. performance differences, and poten- 
r id  differences in designs for thin (10 mils or less) and 
thick (40 mils and greater) power buses! e.g., decoupling 
cnpncibor 1oca.tions are being investigakd. 
R I  on Ihln island 
I 







i decap near neck -60.0 decap a1 LOC. 7 
I 
0.0 0.2 0.4 0.0 0.8 1 .o 
lrequency (GHz) 
-80.0 ’ 
Fig. 12. Simulated IS21 I results for the remote receiver in the thin 
Power-island. 
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